NI 625x Specifications

Specifications listed below are typical at 25 °C unless otherwise noted. Refer to the *M Series User Manual* for more information about NI 625x devices.

Analog Input

maiog input			
Number of channels		Input impedance	
NI 6250/6251	8 differential or	Device on	
	16 single ended	AI+ to AI GND	>10 G Ω in parallel
NI 6254/6259			with 100 pF
	32 single ended	AI- to AI GND	>10 G Ω in parallel
NI 6255			with 100 pF
	80 single ended	Device off	
ADC resolution	16 bits	AI+ to AI GND	820 Ω
DNL	No missing codes	AI- to AI GND	820 Ω
	guaranteed	Input bias current	±100 pA
INL	Refer to the AI Absolute	Crosstalk (at 100 kHz)	
	Accuracy Table	Adjacent channels	75 dB
Sampling rate		Non-adjacent channels	95 dB
Maximum		Small signal bandwidth (-3 dB)	1.7 MHz
NI 6250/6251/6254/6259	1.25 MS/s single channel, 1.00 MS/s multi-channel	Input FIFO size	4,095 samples
	(aggregate)	Scan list memory	4,095 entries
NI 6255	U	Data transfers	
	750 kS/s multi-channel		DMA (sootton oothon)
	(aggregate)	PCI/PCIe/PXI/PXIe devices	interrupts,
Minimum			programmed I/O
Timing accuracy		USB devices	
Timing resolution	50 ns		programmed I/O
Input coupling	DC	Overvoltage protection (AI <0792	>, AI SENSE, AI SENSE 2)
Input range	±10 V, ±5 V, ±2 V, ±1 V,	Device on	±25 V for up to
	$\pm 0.5 \text{ V}, \pm 0.2 \text{ V}, \pm 0.1 \text{ V}$		four AI pins
Maximum working voltage for ana	alog inputs	Device off	±15 V for up to
(signal + common mode)	- 1		four AI pins
CMRR (DC to 60 Hz)		Input current during	.20 A (AI :
		overvoltage condition	±20 mA max/AI pin



Settling Time for Multichannel Measurements


NI 6250/6251/6254/6259


Range	±60 ppm of Step (±4 LSB for Full Scale Step)	±15 ppm of Step (±1 LSB for Full Scale Step)
±10 V, ±5 V, ±2 V, ±1 V	1 μs	1.5 μs
±0.5 V	1.5 μs	2 μs
±0.2 V, ±0.1 V	2 μs	8 µs


NI 6255


Range	±60 ppm of Step (±4 LSB for Full Scale Step)	±15 ppm of Step (±1 LSB for Full Scale Step)
±10 V, ±5 V, ±2 V, ±1 V	1.3 μs	1.6 μs
±0.5 V	1.8 µs	2.5 μs
±0.2 V, ±0.1 V	3 μs	8 μs

Typical Performance Graphs









Analog Triggers		Analog Output	
Number of triggers	1	Number of channels	
Source		NI 6250/6254	0
NI 6250/6251	AI <015>, APFI 0	NI 6251/6255	2
NI 6254/6259	AI <031>, APFI <01>	NI 6259	4
NI 6255	AI <079>, APFI 0	DAC resolution	16 bits
Functions		DNL	±1 LSB
	Reference Trigger, Pause Trigger,	Monotonicity	16 bit guaranteed
	Sample Clock, Convert Clock, Sample Clock Timebase	Accuracy	Refer to the AO Absolute Accuracy Table
Source level	•	Maximum update rate	
AI <079>	±full ccole	1 channel	2.86 MS/s
APFI <01>		2 channels	2.00 MS/s
		3 channels	1.54 MS/s
Resolution	10 bits, 1 in 1,024	4 channels	1.25 MS/s
Modes	Analog edge triggering, analog edge triggering	Timing accuracy	50 ppm of sample rate
	with hysteresis, and	Timing resolution	50 ns
Bandwidth (–3 dB)	analog window triggering	Output range	±10 V, ±5 V, ±external reference on APFI <01>
` /	3 /1 MHz	0	
AI <079>	Output coupling	DC	
	Output impedance	0.2 Ω	
Accuracy	±1%	Output current drive	±5 mA
APFI <01> characteristics	1010	Overdrive protection	±25 V
Input impedance		Overdrive current	20 mA
CouplingDC			
Protection	+20 V	Power-on state	±5 mV1
Power on±30 V Power off±15 V		Power-on glitch	1.5 V peak for 1.5 s
Tower off	±13 ¥	Output FIFO size	8,191 samples shared among channels used
		Data transfers	
		PCI/PCIe/PXI/PXIe devices	DMA (scatter-gather), interrupts, programmed I/O

programmed I/O

USB devices.....USB Signal Stream,

¹ For all USB-6251/6259 devices, when powered on, the analog output signal is not defined until after USB configuration is complete.


AO waveform modes:

- · Non-periodic waveform
- · Periodic waveform regeneration mode from onboard FIFO
- Periodic waveform regeneration from host buffer including dynamic update

External Reference

APFI <0..1> characteristics

Input impedance	.10 kΩ
Coupling	.DC
Protection	
Power on	.±30 V
Power off	.±15 V



Calibration (Al and AO)

Al Absolute Accuracy Table

Nomina	Nominal Range	;			Residual				,	
Positive Full Scale	Negative Full Scale	Residual Gain Error (ppm of Reading)	Gain Tempco (ppm/°C)	Reference Tempco	Offset Error (ppm of Range)	Offset Tempco (ppm of Range/°C)	INLError (ppm of Range)	Random Noise, σ (μVrms)	Absolute Accuracy at Full Scale ¹ (μV)	$Sensitivity^2 \\ (\mu V)$
10	-10	09	13	1	20	21	09	280	1,920	112.0
5	-5	02	13	1	20	21	09	140	1,010	56.0
2	-2	02	13	1	20	24	09	57	410	22.8
1	-1	08	13	1	20	72	09	32	220	12.8
0.5	-0.5	06	13	1	40	34	09	21	130	8.4
0.2	-0.2	130	13	1	80	22	09	16	74	6.4
0.1	-0.1	150	13	1	150	06	09	15	52	6.0

Accuracies listed are valid for up to two years from the device external calibration.

 $AbsoluteAccuracy = Reading \cdot (GainError) + Range \cdot (OffsetError) + NoiseUncertainty$

Gain Error = Residual Al Gain Error + Gain Tempco · (TempChange From Last Internal Cal) + Reference Tempco · (TempChange From Last External Cal)

 $OffsetError = Residual AIOffsetError + OffsetTempco \cdot (TempChangeFromLastInternalCal) + INL_Error + OffsetError + OffsetError + OffsetTempco \cdot (TempChangeFromLastInternalCal) + INL_Error + OffsetError + OffsetTempco \cdot (TempChangeFromLastInternalCal) + INL_Error + OffsetError + OffsetTempco \cdot (TempChangeFromLastInternalCal) + INL_Error + OffsetTempco \cdot (TempChangeFromCal) + INL_Error + OffsetTempco \cdot (TempChangeFromCal) + OffsetTempco \cdot$

NoiseUncertainty = RandomNoise · 3

For a coverage factor of 3 σ and averaging 100 points.

¹ Absolute accuracy at full scale on the analog input channels is determined using the following assumptions:

TempChangeFromLastExternalCal = 10 °C

TempChangeFromLastInternalCal = 1 °C

 $number_of_readings = 100$

CoverageFactor = 3σ

GainError = 83 ppmFor example, on the 10 V range, the absolute accuracy at full scale is as follows:

 $GainError = 60 \text{ ppm} + 13 \text{ ppm} \cdot 1 + 1 \text{ ppm} \cdot 10$ OffsetError = $20 \text{ ppm} + 21 \text{ ppm} \cdot 1 + 60 \text{ ppm}$

OffsetError = 101 ppm

NoiseUncertainty = $83 \mu V$ NoiseUncertainty = $\frac{275 \text{ } \text{ } \hat{\text{u}} \hat{\text{V}} \cdot 3}{2}$ Absolute Accuracy = $10 \text{ V} \cdot (\text{GainError}) + 10 \text{ V} \cdot (\text{OffsetError}) + \text{NoiseUncertainty}$ Absolute Accuracy = 1920 μV

² Sensitivity is the smallest voltage change that can be detected. It is a function of noise.

AO Absolute Accuracy Table

ute	cy at		0;	:5
Absolute	Accuracy at Full Scale ¹	(µV)	2,080	1,045
;	INL Error (ppm of	Range)	64	64
	Offset Tempco (ppm of	Range/°C)	2	2
Residual	Offset Error (ppm of	Range)	40	40
	Reference	Tempco	1	1
	Gain Tempco	(ppm/°C)	17	8
:	Kesidual Gain Error (ppm of	Reading)	75	85
Nominal Range	Negative	Full Scale	-10	-5
Nomina	Positive	Full Scale	10	5

¹ Absolute Accuracy at full scale numbers is valid immediately following internal calibration and assumes the device is operating within 10 °C of the last external calibration. Accuracies listed are valid for up to two years from the device external calibration.

Absolute Accuracy = Output Value \cdot (Gain Error) + Range \cdot (Offset Error)

 $Gain Error = Residual Gain Error + Gain Tempco \cdot (Temp Change From Last Internal Cal) + Reference Tempco \cdot (Temp Change From Last External Cal) + Reference Tempco \cdot (Temp Change From Last External Cal) + Reference Tempco \cdot (Temp Change From Last External Cal) + Reference Tempco \cdot (Temp Change From Last External Cal) + Reference Tempco \cdot (Temp Change From Last External Cal) + Reference Tempco \cdot (Temp Change From Last External Cal) + Reference Tempco \cdot (Temp Change From Last External Cal) + Reference Tempco \cdot (Temp Change From Last External Cal) + Reference Tempco \cdot (Temp Change From Last External Cal) + Reference Tempco \cdot (Temp Change From Last External Cal) + Reference Tempco \cdot (Temp Change From Last External Cal) + Reference Tempco \cdot (Temp Change From Last External Cal) + Reference Tempco \cdot (Temp Change From Last External Cal) + Reference Tempco \cdot (Temp Change From Last External Cal) + Reference Tempco \cdot (Temp Change From Last External Cal) + Reference Tempco \cdot (Temp Change From Last External Cal) + Reference Tempco \cdot (Temp Change From Last External Cal) + Reference Tempco \cdot (Temp Change From Last External Cal) + Reference Tempco \cdot (Temp Change From Last External Cal) + Reference Tempco \cdot (Temp Change From Last External Cal) + Reference Tempco \cdot (Temp Change From Last External Cal) + Reference Tempco \cdot (Temp Change From Last External Cal) + Reference Tempco \cdot (Temp Change From Last External Cal) + Reference Tempco \cdot (Temp Change From Last External Cal) + Reference Tempco \cdot (Temp Change From Last External Cal) + Reference Tempco \cdot (Temp Change From Last External Cal) + Reference Tempco \cdot (Temp Change From Last External Cal) + Reference Tempco \cdot (Temp Change From Last External Cal) + Reference Tempco \cdot (Temp Change From Last External Cal) + Reference Tempco \cdot (Temp Change From Last External Cal) + Reference Tempco \cdot (Temp Change From Last External Cal) + Reference Tempco \cdot (Temp Change From Last External Cal) + Reference Tempco \cdot (Temp Change From Last External Cal) + Reference Tempco \cdot (Temp Change From Last$ $OffsetError = Residual OffsetError + AOOffsetTempco\cdot (TempChangeFromLastInternalCal) + INL_Error + AOOffsetError + AOOffsetTempco + (TempChangeFromLastInternalCal) + INL_Error + AOOffsetError + AOOffsetTempco + (TempChangeFromLastInternalCal) + INL_Error + AOOffsetError + AOOffsetTempco + (TempChangeFromLastInternalCal) + INL_Error + (TempChangeFromLastInternalCal) + (TempChangeFromLast$

Digital I/O/PFI

Static Characteristics

Number of channels	
NI 6250/6251/6255	24 total, 8 (P0.<07>),
	16 (PFI <07>/P1,
	PFI <815>/P2)
NI 6254/6259	48 total, 32 (P0.<031>),
	16 (PFI <07>/P1,
	PFI <815>/P2)
Ground reference	D GND
Direction control	Each terminal
	individually
	programmable as
	input or output
Pull-down resistor	50 kΩ typ,
	$20 \text{ k}\Omega \text{ min}$
Input voltage protection ¹	±20 V on up to two pins

Waveform Characteristics (Port 0 Only)

	•	• ,
Terminals used		
NI 6250/6251/6255	Port 0 (P0.<	<07>)
NI 6254/6259	Port 0 (P0.<	<031>
Port/sample size		
NI 6250/6251/6255	Up to 8 bits	;
NI 6254/6259	Up to 32 bi	ts
Waveform generation (DO) FIFO) 2,047 samp	les
Waveform acquisition (DI) FIFO	2,047 samp	les
DI Sample Clock frequency		
PCI/PCIe/PXI/PXIe devices	0 to 10 MH	z^2

USB devices 0 to 1 MHz

system dependent2

DO Sample Clock frequency

PCI/PCIe/PXI/PXIe devices

Regenerate from FIFO 0 to 10 MHz Streaming from memory 0 to 10 MHz

system dependent2

USB devices

Regenerate from FIFO 0 to 10 MHz Streaming from memory...... 0 to 1 MHz

system dependent2

Data transfers

PCI/PCIe/PXI/PXIe devices	.DMA (scatter-gather), interrupts, programmed I/O
USB devices	USB Signal Stream, programmed I/O
DO or DI Sample	
Clock source ³	Any PFI, RTSI,
	AI Sample or
	Convert Clock,
	AO Sample Clock,

Ctr n Internal Output, and many other signals

PFI/Port 1/Port 2 Functional	ity
Functionality	Static digital input, static digital output, timing input, timing output
Timing output sources	.Many AI, AO, counter, DI, DO timing signals
Debounce filter settings	.125 ns,6.425 μs,2.54 ms, disable; high and low transitions; selectable per input

¹ Stresses beyond those listed under *Input voltage protection* may cause permanent damage to the device.

² Performance can be dependent on bus latency and volume of bus activity.

³ The digital subsystem does not have its own dedicated internal timing engine. Therefore, a sample clock must be provided from another subsystem on the device or an external source.

Recommended Operation Conditions

PCI/PCIe/PXI/PXIe devices

Level	Min	Max
Input high voltage (V _{IH})	2.2 V	5.25 V
Input low voltage (V _{IL})	0 V	0.8 V
Output high current (I _{OH})		
P0.<031>	_	-24 mA
PFI <015>/P1/P2	_	-16 mA
Output low current (I _{OL})		
P0.<031>	_	24 mA
PFI <015>/P1/P2	_	16 mA


USB devices


Level	Min	Max
Input high voltage (V _{IH})	2.2 V	5.25 V
Input low voltage (V _{IL})	0 V	0.8 V
Output high current (I _{OH})		
P0.<015>	_	-24 mA
P0.<1631>	_	-16 mA
PFI <015>/P1/P2	_	-16 mA
Output low current (I _{OL})		
P0.<015>	_	24 mA
P0.<1631>	_	16 mA
PFI <015>/P1/P2	_	16 mA


Electrical Characteristics


Level	Min	Max
Positive-going threshold (VT+)	_	2.2 V
Negative-going threshold (VT–)	0.8 V	_
Delta VT hysteresis (VT+ – VT–)	0.2 V	_
I_{IL} input low current ($V_{in} = 0 \text{ V}$)	_	-10 μA
I_{IH} input high current ($V_{in} = 5 \text{ V}$)	_	250 μΑ

Digital I/O Characteristics









General-Purpose Coun Number of counter/timers		Phase-Locked Loop (P Number of PLLs	•
Resolution	32 bits	Reference signal	PXI_STAR,
Counter measurementsEdge counting, pulse, semi-period, period,		PXI_CLK10, RTSI <07>	
5.11	two-edge separation	Output of PLL	80 MHz Timebase; other signals derived
Position measurements	encoding with Channel Z reloading; two-pulse encoding		from 80 MHz Timebase including 20 MHz and 100 kHz Timebases
Output applications		External Digital Trigge	rs
	dynamic updates, frequency division,	Source	Any PFI, RTSI,
	equivalent time sampling		PXI_TRIG, PXI_STAR
Internal base clocks	80 MHz, 20 MHz, 0.1 MHz	Polarity	Software-selectable for most signals
External base clock frequency	0 MHz to 20 MHz	Analog input function	
			Reference Trigger, Pause Trigger,
Base clock accuracy	**		Sample Clock,
Inputs			Convert Clock,
	Aux, A, B, Z, Up_Down		Sample Clock Timebase
Routing options for inputs	•	Analog output function	
	PXI_TRIG, PXI_STAR, analog trigger,		Pause Trigger,
	many internal signals		Sample Clock, Sample Clock Timebase
FIFO	2 samples	Counter/timer functions	•
Data transfers	•	Counter/timer runctions	Aux, A, B, Z, Up_Down
PCI/PCIe/PXI/PXIe devices	Dedicated scatter-gather	Digital waveform generation	•
	DMA controller for each	(DO) function	Sample Clock
	counter/timer; interrupts,	Digital waveform acquisition	
LICD devices	programmed I/O	(DI) function	Sample Clock
USB devices	programmed I/O		
Frequency Generator			
Number of channels	1		
Base clocks	10 MHz, 100 kHz		
Divisors	1 to 16		
Base clock accuracy	50 ppm		

Output can be available on any PFI or RTSI terminal.

Device-	To-l	Device	Trigger	Bus

Device-in-Device illigger Di	19
PCI/PCIe devices	RTSI <07>1
PXI/PXIe devices	PXI_TRIG <07>, PXI_STAR
USB devices	None
Output selections	10 MHz Clock; frequency generator output; many internal signals
Debounce filter settings	125 ns, 6.425 µs, 2.54 ms, disable; high and low transitions; selectable per input

Bus Interface

PCI/PXI/PXIe devices	. 3.3 V or 5 V signal environment
PCIe devices	
Form factor	. x1 PCI Express, specification v1.0a compliant
Slot compatibility	. x1, x4, x8, and x16 PCI Express slots ²
USB devices	. USB 2.0 Hi-Speed or full-speed ^{3,4}

DMA channels

(PCI/PCIe/PXI/PXIe devices)........6, analog input, analog output, digital input, digital output, counter/timer 0. counter/timer 1

USB Signal Stream	
(USB devices)	4, can be used for analog
	input, analog output,
	digital input, digital
	output, counter/timer 0,
	counter/timer 1

All PXI-625x devices support one of the following features:

- May be installed in PXI Express hybrid slots
- Or, may be used to control SCXI in PXI/SCXI combo chassis

Table 1. PXI and PXI Express Chassis

Device	Part Number	SCXI Control in PXI/SCXI Combo Chassis	PXI Express Hybrid Slot Compatible
PXI-6250	191325D-04	No	Yes
PXI-6251	191325D-03	No	Yes
	191325D-13	Yes	No
PXI-6254	191325D-02	No	Yes
PXI-6255	193618A-01	No	Yes
PXI-6259	191325D-01	No	Yes
	191325D-11	Yes	No
Earlier versions of PXI-625x	191325C-0 <i>x</i> 191325B-0 <i>x</i>	Yes	No

All NI PXIe-625x devices may be installed in PXI Express slots or PXI Express hybrid slots.

Power Requirements

Current draw from bus during no-load condition⁵ PCI/PXI devices

+5 V	0.03 A
+3.3 V	0.725 A
+12 V	0.35 A

PCIe devices

+3.3 V	0.925 A
+12 V	0.35 A

¹ In other sections of this document, RTSI refers to RTSI <0..7> for PCI/PCIe devices or PXI_TRIG <0..7> for PXI/PXIe devices.

² Some motherboards reserve the x16 slot for graphics use. For PCI Express guidelines, refer to ni.com/pciexpress.

³ If you are using a USB M Series device in full-speed mode, device performance will be lower and you will not be able to achieve maximum sampling/update rates.

⁴ Operating on a full-speed bus may result in lower high-speed full-speed performance.

⁵ Does not include P0/PFI/P1/P2 and +5 V terminals.

PXIe	devices	P0/PFI/P1/P2 and +5 V	
	.3 V0.45 A	terminals combined	2 A max
	2 V	USB devices	
Current	draw from bus during AI and AO overvoltage	+5 V terminal	1 A max ²
conditio		P0/PFI/P1/P2 and +5 V	
PCI/I	PXI devices	terminals combined	2 A max
+5	V0.03 A	Power supply fuse	2 A, 250 V
+3	1.3 V1.2 A		
+1	2 V	Physical Requirement	ts
PCIe	devices	Printed circuit board dimensions	
+3	.3 V1.4 A	NI PCI-6250/6251/6254/	
+1	2 V	6255/6259	9.7 × 15.5 cm
PXIe	devices		$(3.8 \times 6.1 \text{ in.})$
+3	.3 V0.48 A	NI PCIe-6251/6259	
	2 V0.71 A		$(3.9 \times 6.6 \text{ in.})$
^	2 /	NI DVI/DVI (050/(051/	(half-length)
/!\	Caution USB-625x devices <i>must</i> be powered with	NI PXI/PXIe-6250/6251/	C. 1 12H DVI
	NI offered AC adapter or a National Electric Code	6254/6255/6259	Standard 3U PXI
	(NEC) Class 2 DC source that meets the power	Enclosure dimensions (includes of	connectors)
	requirements for the device and has appropriate safety certification marks for country of use.	NI USB-6251/6259	$26.67 \times 17.09 \times 4.45$ cm
	safety certification marks for country of use.		$(10.5 \times 6.73 \times 1.75 \text{ in.})$
USB po	wer supply requirements11 to 30 VDC, 20 W	NI USB-6251/6259	
	, , , , , , , , , , , , , , , , , , , ,	Mass Termination	
Powe	r Limits		$(7.4 \times 6.73 \times 1.75 \text{ in.})$
		Weight	
	Caution Exceeding the power limits may cause	NI PCI-6250	142 g (5 oz)
	unpredictable behavior by the device and/or	NI PCI-6251	149 g (5.2 oz)
	PC/chassis.	NI PCI-6254	152 g (5.3 oz)
DOT 1		NI PCI-6255	164 g (5.8 oz)
PCI dev		NI PCI-6259	162 g (5.6 oz)
	terminal (connector 0)1 A max ²	NI PCIe-6251	161 g (5.7 oz)
+5 V	terminal (connector 1)1 A max ²	NI PCIe-6259	175 g (6.1 oz)
PCIe de	vices	NI PXI-6250	212 g (7.5 oz)
With	out disk drive power connector installed	NI PXI-6251/6254	222 g (7.8 oz)
+5	V terminals combined0.35 A max ²	NI PXI-6255	236 g (8.3 oz)
P0	/PFI/P1/P2 and +5 V	NI PXI-6259	233 g (8.2 oz)
ter	rminals combined0.39 A max	NI PXIe-6251	215 g (7.5 oz)
With	disk drive power connector installed	NI PXIe-6259	226 g (7.9 oz)
+5	V terminal (connector 0)1 A max ²	NI USB-6251	1.2 kg (2 lb 10 oz)
+5	V terminal (connector 1)1 A max ²	NI USB-6259	1.24 kg (2 lb 11 oz)
P0	/PFI/P1/P2 combined0.39 A max	NI USB-6251/6259	<u>.</u>
PXI/PX	Ie devices	Mass Termination	907 g (2 lb)
	terminal (connector 0)1 A max ²	NI USB-6251 OEM	140 g (4.9 oz)
	terminal (connector 1)1 A max ²	NI USB-6259 OEM	172 g (6.1 oz)
-rJ V	terriman (connector 1) A max		

¹ Does not include P0/PFI/P1/P2 and +5 V terminals.

 $^{^{2}\,}$ Has a self-resetting fuse that opens when current exceeds this specification.

I/O connector	
NI PCI/PCIe/PXI/PXIe-6250/	
6251	1 68-pin VHDCI
NI PCI/PCIe/PXI/PXIe-6254/	
6255/6259	2 68-pin VHDCI
NI USB-6251	64 screw terminals
NI USB-6259	128 screw terminals
NI USB-6251	
Mass Termination	1 68-pin SCSI
NI USB-6259	
Mass Termination	2 68-pin SCSI
Disk drive power connector	
(PCIe devices)	Standard ATX
	peripheral connector
	(not serial ATA)

Maximum Working Voltage¹



Caution Do *not* use for measurements within Categories II, III, or IV.

Environmental

Operating temperature
PCI/PXI/PXIe devices 0 to 55 °C
PCIe devices 0 to 50 °C
USB devices 0 to 45 $^{\circ}\text{C}$
Storage temperature –20 to 70 $^{\circ}\mathrm{C}$
$\begin{array}{cccccccccccccccccccccccccccccccccccc$
Maximum altitude2,000 m
Pollution Degree

Shock and Vibration (PXI/PXIe Devices Only)

(indoor use only).....2

onoon and transmit	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
Operational shock	30 g peak, half-sine,
	11 ms pulse
	(Tested in accordance
	with IEC-60068-2-27.
	Test profile developed
	in accordance with
	MIL-PRF-28800F.)

Random vibration

Operating	5 to 500 Hz, 0.3 g _{rms}
Nonoperating	5 to 500 Hz, 2.4 g _{rms}
	(Tested in accordance
	with IEC-60068-2-64.
	Nonoperating test profile
	exceeds the requirements
	of MIL-PRF-28800F,
	Class 3.)

Safety

This product is designed to meet the requirements of the following standards of safety for electrical equipment for measurement, control, and laboratory use:

- IEC 61010-1, EN 61010-1
- UL 61010-1, CSA 61010-1



Note For UL and other safety certifications, refer to the product label or visit ni.com/certification, search by model number or product line, and click the appropriate link in the Certification column.

Electromagnetic Compatibility

This product is designed to meet the requirements of the following standards of EMC for electrical equipment for measurement, control, and laboratory use:

- EN 61326 EMC requirements; Minimum Immunity
- EN 55011 Emissions; Group 1, Class A
- CE, C-Tick, ICES, and FCC Part 15 Emissions; Class A



Note For EMC compliance, operate this device according to product documentation.

CE Compliance

This product meets the essential requirements of applicable European Directives, as amended for CE marking, as follows:

- 73/23/EEC; Low-Voltage Directive (safety)
- 89/336/EEC; Electromagnetic Compatibility Directive (EMC)



Note Refer to the Declaration of Conformity (DoC) for this product for any additional regulatory compliance information. To obtain the DoC for this product, visit ni.com/certification, search by model number or product line, and click the appropriate link in the Certification column.

¹ Maximum working voltage refers to the signal voltage plus the common-mode voltage.

Waste Electrical and Electronic Equipment (WEEE)



EU Customers At the end of their life cycle, all products must be sent to a WEEE recycling center. For more information about WEEE recycling centers and National Instruments WEEE initiatives, visit ni.com/environment/weee.htm.




Figure 1. NI PCI/PXI-6250 Pinout




Figure 2. NI PCI/PCIe/PXI/PXIe-6251 Pinout




Figure 3. NI USB-6251 Pinout




Figure 4. NI USB-6251 Mass Termination Pinout




Figure 5. NI PCI/PXI-6254 Pinout




Figure 6. NI PCI/PXI-6255 Pinout




Figure 7. NI PCI/PCIe/PXI/PXIe-6259 Pinout




Figure 8. NI USB-6259 Pinout




Figure 9. NI USB-6259 Mass Termination Pinout

National Instruments, NI, ni.com, and LabVIEW are trademarks of National Instruments Corporation. Refer to the Terms of Use section on $\mathtt{ni.com/legal}$ for more information about National Instruments trademarks. Other product and company names mentioned herein are trademarks or trade names of their respective companies. For patents covering National Instruments products, refer to the appropriate location: $Help \parphi Patents$ in your software, the patents. txt file on your CD, or ni.com/patents.